RSS.Social

Zero to ASIC Courses on Zero to ASIC Course

follow: @[email protected]

Posts

Celebrating 20k YouTube Subscribers

Testing projects with GitHub actions

Sky130 Inverter Instructions

Review of 2024 and aims for 2025

Test Equipment Grant

Chip On Board

Tiny Tapeout 9

Get started with open source ASICs

My analog microelectronics journey

Looking inside an open source ASIC with Zeptobars

Tiny Tapeout IEEE paper

Tiny Tapeout Goes Analog!

Analog Philosophy with Carsten Wulff

Review of 2023 and aims for 2024

VGA clock PCB updated for new chips

NSF Report recommends open source for accessibility

ASIC Necklace

Tiny Tapeout 2 Silicon Is Alive!

Tiny Tapeout 4

Free Silicon Conference 2023

Looking inside my first ASIC with a particle accelerator

The MOnSter 6502 - a 6502 processor out of discrete transistors

Analog with Digital Standard Cells

OpenROAD GUI

Review of 2022 and aims for 2023

Cloud Tools for ASIC Development

GlobalFoundries 180nm Fab

Submit Tiny Tapeout Projects to an MPW

Tiny Tapeout 2 submitted for manufacture

Zero to ASIC course Ticket Grant

MPW8 submitted!

Become a Silicon Wizard with Siliwiz

Monthly Update - September 2022

3D Rendering of GDS Files

3D Printed Standard Cells

Interview with James Stine - Open Source Standard Cells

MPW7 submitted!

Instrumenting Hardware Adders

MPW6 submitted!

ASIC Development in the Cloud

Interview With Teo

MPW5 submitted!

MPW1 is Alive

MPW1 Bringup

CI with Github Actions

MPW4 submitted!

MPW3 submitted!

Successful payment!

MPW1 silicon has serious problems

About Matt Venn

Arsenic Ticket Details

Interview With Matt Guthaus

Interview With Tom Spyrou

World's first certified open source hardware down to the chip level?

Interview With Dirk Koch and Nguyen Dao

Course Improvements

Contact

Full Analog Course Content

Full Digital Course Content

Livestream with Thomas Parry: analogue design with the open source ASIC tools

MPW2 Submitted

Caravel Wishbone Demo

MPW2 announced by Efabless

Interview With Dan Rodrigues - first shuttle, racing the beam & retro gaming

OpenLANE Output Files

LibreLane Output Files

Antenna Report

Interview With Thomas Parry - Amateur satellite radio, Open Source vs Industry tools and beautiful analogue layout

Corner

My Zero to ASIC journey

Printing my first ASIC's GDS files

Understanding Caravel GPIO

Interview With Anton Blanchard - Microwatt: a 64 bit OpenPOWER core, VHDL and OpenLane

PDN

Last minute DRC fixes

Interview with Tim Edwards - what happens between ASIC submission and sending to Skywater?

PEX

Interview with Lakshmi S - PLL design

Interview With Diego Hernando

Image Attribution

My first ASIC - MPW1 submitted

Interview with Arya Reais-Parsi - FPGA fabric

Interview With Sylvain 'tnt' Munaut: USB peripherals

Interview With Vladimir Milovanović - spectrometer with Chisel

GDS Artwork

How Much Can We Fit on an ASIC?

Floorplan

Node

Padring

FPGA

CMOS

NMOS

WLCSP

HDL

Simulation

Foundry

MPW

Photolithography

Doping

Wafer

Die

Netlist

VGA clock

IC

VLSI

Verification

Shuttle

RTL

LVS

STA

Place and Route

Synthesis

DRC

GDSII

Maskset

Tapeout

OpenLane

LibreLane

Magic

SPICE

MOSFET

PDK

Standard cell

ASIC

Macro

Harden

Multi Project Harness

Hackaday #remoticon talk

Inverter

Buy a ticket

Buy a ticket

Newsletter

Resources

Zero to ASIC Analog Course

Zero to ASIC Digital Course

Buy a ticket

Zero to ASIC Course